## Quiz 3

(November 4<sup>th</sup> @ 5:30 pm)

## PROBLEM 1 (35 PTS)

Complete the timing diagram of the circuit whose VHDL description is shown below (30 pts):

```
library ieee;
use ieee.std_logic_1164.all;
entity circ is
   port ( rstn, a, b, x, clk: in std_logic;
   q: out std_logic);
end circ;

clk
rstn
x
a
b
```

```
architecture xst of circ is
    signal qt, f: std_logic;

begin


    process (rstn, clk, a, b, x)
    begin
    if rstn = '0' then
        qt <= '0';
    elsif (clk'event and clk = '1') then
        if x = '0' then
            qt <= a xnor b;
    end if;
    end if;
    end process;
    q <= qt;


end xst;</pre>
```

• Get the excitation equation for q. (5 pts)

## **PROBLEM 2 (30 PTS)**

• Complete the timing diagram of the following state machine:





Instructor: Daniel Llamocca

## PROBLEM 3 (35 PTS)

1